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Towards Optimal Depth Reductions for Syntactically
Multilinear Circuits
Mrinal Kumar ∗ Rafael Oliveira † Ramprasad Saptharishi ‡
Abstract
We show that any n-variate polynomial computable by a syntactically multilinear circuit of
size poly(n) can be computed by a depth-4 syntactically multilinear (ΣΠΣΠ) circuit of size at
most exp
(
O
(√
n log n
))
. For degree d = ω(n/ log n), this improves upon the upper bound
of exp
(
O(
√
d log n)
)
obtained by Tavenas [Tav15] for general circuits, and is known to be
asymptotically optimal in the exponent when d < nε for a small enough constant ε. Our upper
bound matches the lower bound of exp
(
Ω
(√
n log n
))
proved by Raz and Yehudayoff [RY09],
and thus cannot be improved further in the exponent. Our results hold over all fields and also
generalize to circuits of small individual degree.
More generally, we show that an n-variate polynomial computable by a syntactically multi-
linear circuit of size poly(n) can be computed by a syntactically multilinear circuit of product-
depth ∆ of size at most exp
(
O
(
∆ · (n/ log n)1/∆ · log n
))
. It follows from the lower bounds
of Raz and Yehudayoff [RY09] that in general, for constant ∆, the exponent in this upper bound
is tight and cannot be improved to o
(
(n/ log n)1/∆ · log n
)
.
1 Introduction
An algebraic circuit over a field F and variables x = (x1, x2, . . . , xn) is a directed acyclic graph
whose internal vertices (called gates) are labeled as either + (sum) or × (product), and leaves
(vertices of indegree zero) are labeled by the variables in x or constants from F. The gates of
outdegree zero in a circuit are called its output gates. Algebraic circuits give a natural and succinct
representation for multivariate polynomials; analogous to the way Boolean circuits give a succinct
representation of Boolean functions. We refer the reader to the excellent survey of Shpilka and
Yehudayoff [SY10] for an introduction to the area of algebraic circuit complexity. One of the main
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protagonists in the results in this paper will be the class of syntactically multilinear circuits which
we now define.
Definition 1.1 (Syntactically Multilinear Circuits ). An algebraic circuit C is said to be syntactically
multilinear if at every product gate v in C with inputs u1, u2, . . . , ut, the set of variables in the sub-circuits
rooted at ui are pairwise disjoint from each other. ♦
The size of an algebraic circuit is the number of edges in it, and its depth is the length of the
longest path from an output gate to a leaf. Intuitively, the size of a circuit is an indicator of the
time complexity of computing the polynomial, and its depth indicates how fast the polynomial
can be computed in parallel.
We now introduce a sequence of fundamental structural results for algebraic circuits, that are
collectively called depth reductions; this is the main focus of this paper.
Depth Reductions. In a beautiful, surprising and influential work, Valiant et al. [VSBR83] showed
that every polynomial family which is efficiently computable by an algebraic circuit is also effi-
ciently computable in parallel. Formally, they showed the following theorem.
Theorem 1.2 ([VSBR83]). There is an absolute constant c ∈ N such that the following is true. If P be
an n-variate homogeneous polynomial of degree d over any field F which can be computed by an algebraic
circuit C of size s, then P can be computed by an algebraic circuit C′ (of unbounded fan-in) of depth c log d
and size (snd)c.
In particular, the theorem says that every polynomial family of polynomially bounded (in
n) degree that is computable by a circuit of size poly(n) and arbitrary depth, is also efficiently
computable by a circuit of size poly(log n) and depthO(log n).
In a remarkable extension of Theorem 1.2, Agrawal and Vinay [AV08] showed that one can
parallelize algebraic circuits even more (reducing the depth to a constant), at the cost of a larger (a
non-trivial subexponential factor) blow up in the circuit size. The version of their theorem stated
below is due to Tavenas [Tav15], who optimized the parameters further.
Theorem 1.3 ([AV08, Koi12, Tav15]). There is an absolute constant c ∈ N such that the following is
true. If P is an n-variate homogeneous polynomial of degree d over any field F which can be computed by
an algebraic circuit C of size s, then P can be computed by a homogeneous ΣΠΣΠ algebraic circuit C′ of
size (snd)c
√
d.
Here, a ΣΠΣΠ circuit is an algebraic circuit with four layers of alternating sum and product
gates with the top layer being a sum layer. Throughout this paper, when we say a depth-4 circuit,
we mean a ΣΠΣΠ circuit.
We note that while Theorem 1.3 as stated above reduces a homogeneous circuit of arbitrary
depth to a homogeneous circuit of depth-4, but it easily follows from the proof that the depth
reduction preserves syntactic restrictions. That is, if we start with a syntactically multilinear and
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homogeneous circuit, the resulting depth-4 circuit is also syntactically multilinear and homoge-
neous. This statement will be of particular interest as we study depth reductions for syntactically
multilinear circuits in this paper.
On the optimality of reductions to depth-4. An immediate consequence of Theorem1.2 and The-
orem 1.3 is that strong enough lower bounds for algebraic circuits of bounded depth imply super-
polynomial lower bounds for general algebraic circuits. Thus, the questions of proving lower
bounds for bounded depth circuits, and that of understanding if the parameters in Theorem 1.3
can be improved further seem to be of fundamental interest. In the last few years, we have had
significant progress on both these fronts. Following a long line of work starting with a work of
Kayal [Kay12] and Gupta et al. [GKKS14], we now know extremely good lower bounds for homo-
geneous depth-4 circuits.
Theorem 1.4 (Kumar and Saraf [KS17]). There exists a polynomial family { fn}, where fn is a homoge-
neous n-variate polynomial of degree d = nε, for an absolute constant ε > 0, such that fn is computable by
an algebraic circuit of size poly(n), but any homogeneous depth-4 circuit computing fn has size nΩ(
√
d).
Moreover, the family { fn} is computable by a syntactically multilinear circuit of polynomial size.
If we allow the hard polynomial to be explicit but not necessarily have small circuits, then
upper bound on the degree d in the above theorem can be increased to as large as n1−ε for any
constant ε > 0.1 Thus, in general, the exponent in the upper bound on the size of the depth-4
circuit obtained in Theorem 1.3 cannot be improved asymptotically. In fact, the theorem shows
that we cannot even expect such an improvement for syntactically multilinear circuits in the set-
ting when the degree d is sufficiently smaller than the number of variables n. A natural question
here is to understand if Theorem 1.3 is also asymptotically tight in the exponent when the degree
is larger. The following result of Raz and Yehudayoff goes a long way towards answering this
question.
Theorem 1.5 ([RY09]). There is a family of multilinear polynomials { fn} such that, for every n, the poly-
nomial fn is an n-variate degree d = Θ(n) polynomial that can be computed by a syntactically multilinear
circuit of size poly(n), but any multilinear circuit of depth-4 computing fn has size n
Ω
(√
n/ log n
)
.
More generally, for any constant ∆, any syntactically multilinear circuit of product-depth2 ∆ computing
fn must have size n
Ω((n/ log n)1/∆).
For depth-4 circuits (or ∆ = 2), asimilar result was proved by Hegde and Saha [HS17] for the
more general3 class of circuits called multi-k-ic circuits, where the formal degree of any variable in
the circuit is bounded by a parameter k (formally defined in Definition 2.8).
1Though this is not explicitly mentioned in these results, the proofs can be extended to this regime of parameters.
2Also referred to as a syntactically multilinear (ΣΠ)∆ circuit.
3A multilinear circuit is a multi-k-ic circuit for k = 1.
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Theorem 1.6 ([HS17]). There is an explicit family { fn} of n-variate multilinear polynomials of degree
d = Θ(n) such that, for every k ≤ (n log n)0.9, any multi-k-ic circuit of depth-4 computing fn has size at
least n
Ω
(√
n/(k log n)
)
.
Thus, Theorem 1.5 and Theorem 1.6 shows that the exponent
√
d in the exponent in Theo-
rem 1.3 cannot be replaced by o
(√
n/ log n
)
. Thus, in the regime when d = Θ(n), there is a gap
of
√
log n between the known lower bounds and what is potentially achievable via depth reduc-
tion. Raz and Yehudayoff [RY09] also observe that using their techniques, the lower bound cannot
be improved to nω(
√
n/ log n). Our main motivation for this work was to bridge this gap. In the
light of Theorem 1.4, we believed the upper bound of nO(
√
d) in Theorem 1.3 to be right bound for
multilinear circuits for all d, and had hoped to improve the lower bound in Theorem 1.5 to nΩ(
√
n).
However, as we discuss next, the correct exponent for depth reduction to depth-4 in the high
degree regime turns out to be
√
n/ log n. In addition to being surprising, this also offers a poten-
tially viable approach to the question of proving superpolynomial lower bounds for syntactically
multilinear circuits by extending Theorem 1.4 to the high degree regime. We now state our results
and discuss the connections to multilinear circuit lower bounds.
1.1 Results
We start by stating our main theorems.
Theorem 1.7. Let C be a multi-k-ic circuit of size s computing a polynomial in n variables. Then, there is
a multi-k-ic ΣΠΣΠ circuit C′ of size sO
(√
kn
log s
)
computing the same polynomial.
Theorem 1.8. Let C be a multi-k-ic circuit of size s computing a polynomial in n variables. Then, there is
a multi-k-ic (ΣΠ)∆ circuit C′ computing the same polynomial whose size is at most
sO(∆·(nk/ log s)
1/∆).
Thus, for s = poly(n), k = o(log s) and n ≥ d ≥ ω
(
kn
log s
)
, the exponents in the upper bounds
in Theorem 1.7 are asymptotically better than that in Theorem 1.3. An immediate consequence of
Theorem 1.7 is the following corollary.
Corollary 1.9. Let { fn} be an explicit family of multilinear polynomials, such that fn is an n variate
polynomial of degree d = ω(n/ log n), and any multilinear ΣΠΣΠ circuit computing fn has size at least
nΩ(
√
d). Then, { fn} requires superpolynomial size syntactically multilinear circuits.
The corollary is of interest since by Theorem 1.4, we know nΩ(
√
d) lower bounds for homoge-
neous multilinear ΣΠΣΠ circuits, when d = nε. Thus extending these bounds so that they hold
for higher degree polynomials will imply superpolynomial lower bounds for multilinear circuits.
The current best lower bound known for multilinear circuits is a nearly quadratic lower bound in
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a recent work of Alon et al. [AKV18]. The standard technique for proving lower bounds for mul-
tilinear models is via the rank of the partial derivative matrix under a random partition of variables
(due to Raz [Raz09]). This has been useful in almost all of the known lower bounds for multilin-
ear models, such as super polynomial lower bounds for multilinear formulas [Raz09], exponential
lower bounds for constant depth multilinear circuits [RY09] as well as the currently known su-
perlinear and nearly quadratic lower bounds for multilinear circuits [RSY08, AKV18]. However,
this technique is too weak to yield even super-cubic lower bounds for syntactically multilinear
circuits. Thus, currently we do not even have potential approaches to proving superpolynomial
lower bounds for multilinear circuits. In the light of this, it certainly seems worth exploring if the
partial derivative based methods used in the proof of Theorem 1.4 can be extended to work for
multilinear polynomials whose degree d = ω(n/ log n) is high. As far as we understand, there
does not seem to be strong evidence one way or the other about this.
For multi-k-ic circuits, we do not even know superpolynomial lower bounds for formulas or
even constant depth formulas. Based on the discussion above, Theorem 1.7 does seem to offer a
potentially viable approach to prove these lower bounds.
Finally, we note again that the upper bound on the size of the depth-4 circuit obtained in The-
orem 1.7 cannot be further improved asymptotically in the exponent as Theorem 1.5 shows.
1.2 Proof Overview
We focus on giving an outline of the proof of Theorem 1.7 for the multilinear case (or k = 1). The
proof follows the strategy of the proof of Theorem 1.3 with some key differences, which we point
out as we go along. There are two main steps and we now give an sketch of both of them.
Balancing a syntactically multilinear circuit. For this step, the key notion is that of a balanced
circuit. We say that a circuit C is balanced with respect to a potential function Φ : C → N (e.g.
degree, number of variables), if the fan-in of every product g in C is a constant, and Φ(g) ≥ 2Φ(h)
for every child h of g. In the proof of Theorem 1.3, the authors essentially use the results of Valiant
et. al. [VSBR83] to balance a homogeneous circuit with the potential function Φ being the formal
degree of a gate. For our proof, we show that a syntactically multilinear circuit can in fact be
balanced with the potential function being the number of variables in the sub-circuit rooted at
a gate. Our proof of this part involves the machinery of gate quotients and frontier decompositions
developed by Valiant et al. in their original proof, although there are some crucial differences
which require some non-trivial (albeit simple) insights.
One such challenge stems from the fact that while in a homogeneous circuit, the formal de-
gree of any two children of a product gate is the same and equal to the formal degree of the
parent, where as the children might depend on very different (even completely disjoint) sets of
variables. To get around this, our notion of frontier is different from that of Valiant et al [VSBR83].
In [VSBR83], frontier is defined with respect to vertices, whereas we define frontier with respect
to edges. As a consequence, our frontier decomposition statements are slightly different from
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those in [VSBR83], although they continue to have a natural semantic meaning. This is detailed
in Section 5.
Reduction to depth-4 from a balanced circuit. In the second part of our proof, we show that any
balanced syntactically multilinear circuit of size s computing a polynomial in n variables can be
depth reduced to a syntactically multilinear depth-4 circuit of size sO(
√
n/ log n). The proof is along
the lines of the proof of the analogous statement in the homogeneous (non-multilinear) setting
by Chillara et. al. [CKSV16]. The high level idea of the proof is the following : in a balanced
circuit C, the polynomial computed at any gate g can be written as a sum of product of terms,
where the product fan-in is a constant, the sum fan-in is upper bounded by the size of the circuit,
and the number of variables in any of the terms is at most half of the number of variables in
g. Moreover, each of the terms is a polynomial computed by a gate in C, so this decomposition
can be recursively applied. We apply this decomposition repeatedly till every term in the sum of
products expression of the output depends on at most t variables. We argue that the sum fan-in
of this sum of products expression is at most sO(n/t). Now, we expand each of the terms (which is
a multilinear polynomial) as a sum of multilinear monomials in t variables. Thus, the total size of
the ΣΠΣΠ circuit obtained is 2t · sO(n/t) which is sO(
√
n/ log s) for t =
√
n log s.
In the proof of the analogous statement for homogeneous non-multilinear circuits, at the end
of the repeated applications of the decomposition, each of the terms is of degree at most t. Thus, a
sum of product expansion of each such term has size (nt), and so the total size of the ΣΠΣΠ circuit
obtained is nt · sO(n/t), which for s = poly(n) is minimized for t = √n and equals sO(
√
n). This
explains the gain in the size obtained by Theorem 1.7.
2 Preliminaries
In this section, we describe the notion of proof-trees and gate quotients which are crucial to our
proof and set up some of the machinery we need for the proof.
2.1 Proof-trees and quotients
Definition 2.1 (Proof-trees). Let C be an algebraic circuit. For any u0 ∈ C, a proof-tree T rooted at u0
is a subcircuit of C that satifies the following properties:
• the node u0 ∈ T,
• if u ∈ T is a multiplication gate of C with u = v1 × v2, then v1, v2 are also in T,
• if u ∈ T is an addition gate of C with u = v1 + v2, then exactly one of v1 or v2 is in T.
Any such sub-circuit computes just a monomial, and this shall be called the value the proof-tree. Although
the proof-tree defined above need not be a tree, it shall unfolded to a tree.
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If T is a proof-tree rooted at u, and v is a node that appears on its right-most path, then the tree T′
obtained by replacing v only on the right-most path by a leaf labelled 1 is said to be a v-snipped proof-tree
rooted at u. ♦
Definition 2.2 (Var operator). For any nodes u ∈ C, we denote by Var(u) the vector (d1, . . . , dn) ∈ Nn≥0
where di is the maximum xi-degree over all proof-trees rooted at u.
Similarly, for any pair of nodes u, v ∈ C, we denote by Var(u : v) the vector (d1, . . . , dn) where di is
the maximum xi-degree over all v-snipped proof-tree rooted at u.
We shall also define |(d1, . . . , dn)| = ∑ di. ♦
For a multilinear circuit C, note that |Var(g)| for any gate g ∈ C is precisely the number of distinct
variables in the sub-circuit rooted at g.
Remark 2.3. Throughout this discussion, we will assume that the circuit is right heavy. This means that
for every multiplication gate, w = wL × wR, Var(wR) ≥ Var(wL). Note that this is without loss of
generality, since left and right are merely labels that we can assign arbitrarily to the children of every gate
in the circuit. ♦
Definition 2.4 (Gate Quotient). For every two gates u, v in C, the gate quotient of u with respect to v,
denoted by [u : v] is defined inductively as follows.
• If u = v, then [u : v] = 1.
• If u = u1 + u2, then [u : v] = [u1 : v] + [u2 : v].
• If u = uL × uR, then [u : v] = [uL][uR : v].
• If v does not appear in the subcircuit rooted at u, then [u : v] = 0. ♦
Lemma 2.5. Let u, v ∈ C. Then, the polynomial [u] is the sum of values of all proof-trees rooted at u.
Furthermore, the polynomial [u : v] is the sum of the value of all v-snipped proof-trees T rooted at u.
The above lemma is almost folklore and a proof of it can be seen in the work of Allender et.
al. [AJMV98].
2.2 Syntactic restrictions on proof-trees
We remark that throughout this paper, by degree, we mean the syntactic or formal degree, which
could be much larger than the actual or semantic degree. The following observation records some
basic properties of the Var operator.
Observation 2.6. Let C be any algebraic circuit. Then,
• Var(u) is monotonically non-increasing as u moves towards the leaves. That is, if u is an ancestor of
v, then ever coordinate of Var(u) is at least as large as the corresponding coordinate in Var(v).
Similarly, for any fixed v, the vector Var(u : v) is monotonically non-increasing as u moves towards
the leaves.
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• For any multiplication gate u = u1 × u2, we have Var(u) = Var(u1) +Var(u2). Similarly for any
v, we have Var(u : v) = Var(u1) +Var(u2 : v).
• For any addition gate u = u1 + u2, we have Var(u) = max(Var(u1), Var(u2)), the coordinate-wise
max of the two vectors. Similarly for any v, Var(u : v) = max(Var(u1 : v), Var(u2 : v)).
Proof. The proofs immediately follow from the definitions.
For two vectors v1, v2 ∈ Nn≥0, we shall say v1  v2 if each coordinate of v1 is at most the
corresponding coordinate in v2.
Observation 2.7. Suppose u ∈ C and w is a node in C such that there is some proof-tree rooted at u with
w appearing on its rightmost path. Then,
Var(u : w) +Var(w)  Var(u).
Similarly, suppose w is a node in C such that there is some v-proof-tree rooted at u with w appearing on its
rightmost path. Then,
Var(u : w) +Var(w : v)  Var(u : v).
Proof. The proof is straightforward; we just give the proof of the second equation. Fix a coordinate
i. If di = (Var(u : w))i then there is some w-snipped proof-tree Ti rooted at u whose xi-degree
equals di. Similarly if ei = (Var(w : v))i, then there is some v-snipped proof-tree rooted T
′
i rooted
at wwhose xi-degree is ei. Clearly the gluing of Ti and T
′
i obtained by replacing the snipped vertex
w in Ti with the tree T
′
i is a v-snipped proof-tree rooted at u with xi-degree di + ei. Therefore
di + ei ≤ (Var(u : v))i and the claim follows.
Definition 2.8 (Syntactically multilinear andmulti-k-ic circuits). A circuit C is said to be syntactically
multilinear if Var(u) ∈ {0, 1}n for all u ∈ C.
A circuit C is said to be syntactically multi-k-ic if Var(u) ∈ {0, 1, . . . , k}n for all u ∈ C. ♦
3 Frontier edges and quotient
Definition 3.1 (Frontier edges). For a circuit C, an edge between two gates g1, g2 (where g1 is the parent)
is said to be an m-frontier edge (for a parameter m) if
|Var(g1)| ≥ m and |Var(g2)| < m.
We will use F×m to denote the set of all m-frontier edges (g1, g2) where g1 is a multiplication gate, and F+m
to denote those where g1 is an addition gate.
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Furthemore, if v ∈ C is a fixed gate, we shall say that (g1, g2) is an m-frontier edge with respect v if
|Var(g1 : v)| ≥ m and |Var(g2 : v)| < m.
We will use F×m,v to denote the set of all edges (g1, g2) that are m-frontier edges with respect to v where g1
is a multiplication gate, and F+m,v to denote those where g1 is an addition gate. ♦
4 Decomposition via gate quotients
In this section, we prove the following lemma, which is the key technical observation needed for
our proofs.
Lemma 4.1. Let u, v be gates in an algebraic circuit C with |Var(u)| ≥ m and |Var(v)| < m. Then,
[u] = ∑
(w,z)∈F×m
[u : w] · [wL] · [z] + ∑
(w,z)∈F+m
[u : w] · [z] (4.2)
[u : v] = ∑
(w,z)∈F×m,v
[u : w] · [wL] · [z : v] + ∑
(w,z)∈F+m,v
[u : w] · [z : v] (4.3)
Before giving the formal proof, we shall give an informal sketch using the concept of proof-
trees. For any u, v, we have that [u : v] is the sum of all v-snipped proof-trees rooted at u. For
any proof-tree, since |Var(u)| ≥ m and |Var(v)| < m and Var(·) is a monotonically non-increasing
function as we move towards the leaves, there must be a unique edge (w, z) ∈ F×m,v ∪ F+m,v on its
right-most path such that |Var(w)| ≥ m and |Var(z)| < m.
If (w, z) ∈ F×m,v, then w = wL × z is a multiplication gate. Therefore, the sum of the values
of all v-snipped proof-trees with w (and hence the edge (w, z)) on its rightmost path is exactly
[u : w][w : v] = [u : w][wL][z : v].
If (w, z) ∈ F+m,v, then w = w1 + z is an addition gate. Then, [u : w] · [w : v] is the sum of all v-
snipped proof-trees with w on its rightmost path and [u : w][w : v] = [u : w][w1 : v] + [u : w][z : v].
Each v-snipped proof-tree with w on its rightmost path either has (w,w1) on the rightmost path or
(w, z). The term [u : w][w1 : v] is precisely the sum of the values of such
4 proof-trees with (w,w1)
on its rightmost path, and [u : w][z : v] is precisely the sum of the values of those proof-trees with
(w, z) on its rightmost path.
Since the rightmost path of any v-snipped proof-tree rooted at u has a unique edge (w, z) ∈
F×m,v ∪ F+m,v, summing over all such potential edges gives
[u : v] = ∑
(w,z)∈F×m,v
[u : w] · [wL] · [z : v] + ∑
(w,z)∈F+m,v
[u : w] · [z : v].
The proof below is just a formalisation of the above sketch.
4v-snipped proof-trees rooted at u that have w on its rightmost path
9
Proof of Lemma 4.1. The proof shall proceed by induction on the height of u (leaves are at height
0). We shall present the proof of (4.3); the proof of (4.2) is analogous.
Case 1: u = uL × uR
For any w, we have that [u : w] = 1 if u = w, and [u : w] = [u1] · [u2 : w] whenever u 6= w. In
particular, since |Var(v)| < m ≤ |Var(u)| the LHS is [u : v] = [uL] · [uR : v].
If |Var(uR)| ≥ m, then for any (w, z) ∈ F+m,v or F×m,v we have w 6= u. Inducting on uR,
LHS = [uL] · [uR : v]
= [uL] ·

 ∑
(w,z)∈F×m,v
[uR : w] · [wL] · [z : v] + ∑
(w,z)∈F+m,v
[uR : w] · [z : v]


= ∑
(w,z)∈F×m,v
[uL] · [uR : w] · [wL] · [z : v] + ∑
(w,z)∈F+m,v
[uL] · [uR : w] · [z : v]
= ∑
(w,z)∈F×m,v
[u : w] · [wL] · [z : v] + ∑
(w,z)∈F+m,v
[u : w] · [z : v] = RHS.
On the other hand, if |Var(uR)| < m then [u : w] = 0 for any w 6= u with |Var(w)| ≥ m. Hence,
RHS = ∑
(w,z)∈F×m,v
[u : w] · [wL] · [z : v] + ∑
(w,z)∈F+m,v
[u : w] · [z : v]
= [u : u] · [uL][uR : v] = [u : v] = LHS.
Case 2: u = u1 + u2
For any w, we have that [u : w] = 1 if u = w, and [u : w] = [u1 : w] + [u2 : w] whenever u 6= w.
In particular, since |Var(v)| < m ≤ |Var(u)| the LHS is [u : v] = [u1 : v] + [u2 : v].
Since u is a + gate, (u, uj) /∈ F×m,v for any j. If
∣∣Var(uj)∣∣ < m for some j, then the edge
(u, uj) ∈ F+m,v. Hence,
RHS = ∑
(w,z)∈F×m,v
[u : w] · [wL] · [z : v] + ∑
(w,z)∈F+m,v
[u : w] · [z : v]
=: T1 + T2
In T1, since every (w, z) ∈ F×m,v has w 6= u we have
T1 := ∑
(w,z)∈F×m,v
(
∑
i
[ui : w]
)
· [wL] · [z : v]
= ∑
(w,z)∈F×m,v
(
∑
i:|Var(ui)|≥m
[ui : w]
)
· [wL] · [z : v] (since [uj : w] = 0 if
∣∣Var(uj)∣∣ < m)
= ∑
i:|Var(ui)|≥m
∑
(w,z)∈F×m,v
[ui : w] · [wL] · [z : v].
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As for the other term, it can be written as
T2 := ∑
(w,z)∈F+m,v
[u : w] · [z : v]
= ∑
(w,z)∈F+m,v
w 6=u
[u : w] · [z : v] + ∑
j:|Var(uj)|<m
[u : u] · [uj : v]
= ∑
(w,z)∈F+m,v
w 6=u
(
∑
i
[ui : w]
)
· [z : v] + ∑
j:|Var(uj)|<m
[uj : v]
= ∑
(w,z)∈F+m,v
w 6=u
(
∑
i:|Var(ui)|≥m
[ui : w]
)
· [z : v] + ∑
j:|Var(uj)|<m
[uj : v]
= ∑
i:|Var(ui)|≥m
∑
(w,z)∈F+m,v
[ui : w] · [z : v] + ∑
j:|Var(uj)|<m
[uj : v].
The last equality holds because [ui : u] = 0. Putting it together,
RHS = T1 + T2
= ∑
i:|Var(ui)|≥m

 ∑
(w,z)∈F×m,v
[ui : w] · [wL] · [z : v] + ∑
(w,z)∈F+m,v
[ui : w] · [z : v]


+ ∑
j:|Var(uj)|<m
[uj : v]
= ∑
i:|Var(ui)|≥m
[ui : v] + ∑
j:|Var(uj)|<m
[uj : v] (induction)
= [u : v] = LHS.
5 Balancing syntactically multilinear circuits
In this section, we prove the following theorem.
Theorem 5.1. Suppose C is an algebraic circuit of size s. Then, there is a circuit C′ of size poly(s)
computing the same polynomial with the following structural properties.
• all addition gates in C′ have fan-in O(s4),
• all multiplication gates in C′ have fan-in at most 5,
• for any multiplication gate g ∈ C′, any child h of g satisfies |Var(h)| ≤ |Var(g)| /2.
Furthermore, if C is syntactically multi-k-ic, then so is C′.
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Proof. Without loss of generality, we may assume that the circuit is right-heavy in the sense that for
every multiplication gate u = u1× u2 we have |Var(u2)| ≥ |Var(u1)|. We shall build a new circuit
C′ that computes all [u : v]’s and [u]’s for gates u, v ∈ C using the equations in Lemma 4.1.
We shall assume inductively that we have already computed all [w]’s with |Var(w)| < t and
also all [w, v] with |Var(w, v)| < t. Suppose u ∈ C such that |Var(u)| = t. Using (4.2) from
Lemma 4.1 with m = t/2 we have
[u] = ∑
(w,z)∈F×m
[u : w] · [wL] · [z] + ∑
(w,z)∈F+m
[u : w] · [z].
By Observation 2.7, |Var(w)| ≥ t/2 implies that |Var(u : w)| ≤ t/2. Furthermore, |Var(z)| ≤ t/2
by the choice of the frontier edge and |Var(wL)| ≤ t/2 since C is right-heavy. This allows us to
compute all nodes of the form [u] with |Var(u)| ≤ t.
If u, v ∈ C such that |Var(u : v)| = t. Using (4.3) from Lemma 4.1 with m = t/2, we have
[u : v] = ∑
(w,z)∈F×m,v
[u : w] · [wL] · [z : v] + ∑
(w,z)∈F+m,v
[u : w] · [z : v].
We can restrict the edges in the RHS to only those edges (w, z) that is present in at least one v-
snipped proof-tree rooted at u (if not, this edge’s contribution to the RHS is zero). Therefore by
Observation 2.7, Var(w : v) +Var(u : w)  Var(u : v) and therefore we have |Var(u : w)| ≤ t/2.
Furthermore, by the choice of the frontier, we also have |Var(z : v)| ≤ t/2. The non-trivial case is
Var(wL) which could in principle be large but again Var(wL)  Var(w : v)  Var(u : v) as any
proof-tree rooted wL is a sub-tree of a v-snipped tree rooted at u. Since we have already computed
all gates [w] with Var(w) ≤ t, we can write
[u : v] = ∑
(w,z)∈F×m,v
[u : w] · [wL] · [z : v] + ∑
(w,z)∈F+m,v
[u : w] · [z : v]
= ∑
(w,z)∈F×m,v
[u : w] ·

 ∑
(p,q)∈F×mw
[wL : p] · [pL] · [q] + ∑
(p,q)∈F+mw
[wL : p] · [q]

 · [z : v]
+ ∑
(w,z)∈F+m,v
[u : w] · [z : v],
where mw = Var(wL)/2.
The required structural properties of C′ are readily seen from the above construction.
6 Reduction to depth four from balanced circuits
We now show how to reduce a balanced circuit to a depth-4 circuit. This would complete the proof
of our main theorem. We shall use the notation ΣΠ (ΣΠ)t to refer to ΣΠΣΠ circuits computing
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polynmomials of the form
F = ∑
i
∏
j
Qij,
with
∣∣Var(Qij)∣∣ ≤ t.
The proof of this part follows the outline of a similar argument in Chillara et. al. [CKSV16] of
reducing to depth-4 from a balanced circuit. However, there are some differences: our potential is
|Var( · )| and not the degree (as is usually the case). Since this potential function also falls as we
go from a sum (+) gate to its children, we need one more simple observation in our argument to
bound the number of steps in the recursion in the proof. We now provide the details.
Lemma 6.1. Let C be a multi-k-ic circuit of size s such that every multiplication gate g in C fan-in at most
5 and for every child h of g in C, Var(h) ≤ Var(g)/2.
Then, for any positive integer 0 ≤ t ≤ kn, there is an equivalent multi-k-ic ΣΠ (ΣΠ)t circuit C′ that
computes the same polynomial, with the following properties:
• the top fan-in of C′ is at most sO(kn/t),
• the size of C′ is at most 2kt · sO(kn/t),
• each of the (+)-gates closer to the leaves compute polynomials that computed by gates in C.
Proof. Since C is balanced, with product fan-in at most 5, every gate g in C can be written as
g =
s
∑
i=1
5
∏
j=1
gi,j , (6.2)
where each gi,j is also computed by a gate in the circuit C, |Var(gi,j)| ≤ |Var(g)|/2. With this
notation, (6.2) applied on the root of C says that C, which is a syntactically multi-k-ic circuit, can
be trivially written as a ΣΠ (ΣΠ)kn/2. A natural idea would be to apply (6.2) on the gi,j’s until we
get a ΣΠ (ΣΠ)t circuit. All that is needed is to bound the number of summands (or the top fan-in
of the resulting ΣΠ (ΣΠ)t circuit) at the end of this process. Observe that for every i ∈ {1, 2, . . . , s},
we could have that
∣∣∣Var(∏5j=1 gi,j)∣∣∣ is much smaller than |Var(g)| itself.
We will view the process as a tree in the natural way. The root of the tree corresponds to the
root of the circuit, and all other nodes in the tree correspond to products of addition gates in C. The
children of a node in the tree correspond to the summands in the sum of product representation
of that node obtained by expanding one of its factors according to (6.2). The leaves of this tree are
products of addition gates ∏ g′i such that |Var(g′i)| ≤ t for each factor g′i . The tree has a branching
factor of at most s, hence it suffices to get a bound on the depth of the tree to get a bound on the
number of leaves which would be the top fan-in of the ΣΠ (ΣΠ)t representation.
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Let g∏ℓ wℓ be an internal node in the tree with |Var(g)| > t. After applying (6.2) on g, we get
g
(
∏
ℓ
wℓ
)
=
s
∑
i=1
(
5
∏
j=1
gi,j ·∏
ℓ
wℓ
)
.
We now consider two cases.
•
∣∣∣Var(∏5j=1 gi,j)∣∣∣ < 3t/4 : In this case, ∣∣∣Var(∏5j=1 gi,j ·∏ℓ wℓ)∣∣∣ ≤ |Var (g ·∏ℓ wℓ)| − t/4.
•
∣∣∣Var(∏5j=1 gi,j)∣∣∣ ≥ 3t/4 : Since Var(g)  Var(gi,1 · · · gi,5) = Var(gi,1) + · · · + Var(gi,5) and∣∣Var(gi,j)∣∣ ≤ t/2, it follows that the number of factors h in ∏5j=1 gi,j ·∏ℓ wℓ with |Var(h)| ≥
t/16 is at least one more than the number of such factors in g · ∏ℓ wℓ. This is because be-
sides the factor gi,j with largest
∣∣Var(gi,j)∣∣, the other four factors together must contribute at
least (3t/4) − (t/2) = (t/4) to |Var(gi,1 · · · gi,5)| and hence at least one of them must have
|Var(gi,k)| ≥ t/16.
Thus, in any edge of the tree, either |Var( · )| decreases by t/4 or the number of factors with
|Var( · )| ≥ t/16 increases by one. The root node g0 has |Var(g0)| ≤ kn. Hence, the depth of the
tree is bounded by (16+ 4)(kn/t) = O(nk/t). Therefore, C can be computed by a syntactically
multi-k-ic ΣΠ (ΣΠ)t circuit of top fan-in at most s
O(nk/t).
To get the bound on the overall size of the ΣΠ (ΣΠ)t circuit, we need to bound the sparsity of
the polynomials computed by bottom two layers. Note that if Var( f ) = (d1, . . . , dn), then f can
have at most ∏(1+ di) monomials. Since 2
x ≥ 1+ x for all positive integers x, it follows that
|Var( f )| ≤ t implies that f has at most 2t monomials. Therefore, the total size of the ΣΠ (ΣΠ)t
circuit is 2t · sO(kn/t) = 2O
(
t+
kn log s
t
)
.
From Theorem 5.1 and setting t =
√
kn log s in Lemma 6.1, we get Theorem 1.7 restated below.
Theorem 1.7. Let C be a multi-k-ic circuit of size s computing a polynomial in n variables. Then, there is
a multi-k-ic ΣΠΣΠ circuit C′ of size sO
(√
kn
log s
)
computing the same polynomial.
6.1 Reduction to higher depths
We now prove Theorem 1.8 which shows that similar savings can be obtained in depth reductions
to larger depth.
Theorem 1.8. Let C be a multi-k-ic circuit of size s computing a polynomial in n variables. Then, there is
a multi-k-ic (ΣΠ)∆ circuit C′ computing the same polynomial whose size is at most
sO(∆·(nk/ log s)
1/∆).
Proof of Theorem 1.8. We shall assume, without loss of generality, that the circuit C is balanced (by
applying Theorem 5.1 if necessary). The proof follows via repeated applications of Lemma 6.1.
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Applying Lemma 6.1 with t = nk/(nk/ log s)1/∆, we obtain a ΣΠ (ΣΠ)t circuit C
′ of the form
C′ =
s′
∑
i=1
∏
j
gij,
with s′ = sO((kn/ log s)
1/∆) and
∣∣Var(gij)∣∣ ≤ t for all i, j. Furthermore, since each gij being a poly-
nomial computed by a gate in C, they are computable by multi-k-ic circuits of size at most s. By
induction, each gij has a multi-k-ic (ΣΠ)
∆−1 circuit of size at most
sO((∆−1)·(t/log s)
1/(∆−1)) = sO((∆−1)·(nk/ log s)
1/∆).
Replacing each gij by this circuit, we obtain a (ΣΠ)
∆ circuit of size at most
s′ · sO((∆−1)·(nk/ log s)1/∆) = sO(∆·(kn/ log s)1/∆).
7 Open problems
Themost interesting question that comes out of this work is to prove a lower bound of nω(
√
n/ log n)
for syntactically multilinear circuits of depth-4 for an explicit polynomial. A natural and first
approach to this could be to understand if the shifted partials based methods can prove a lower
a lower bound of nΩ(
√
d) for homogeneous depth-4 circuits for a polynomial family with degree
d = ω(n/ log n).
Another question of interest would be to understand the correct exponent for the depth reduc-
tion results to depth-4 (and also to higher depth) for various regimes of the degree d. From [KS17],
we know that for d = O(nε) for a small enough constant ε,
√
d is the correct exponent, whereas for
d being nearly n, the results in this paper and those of Raz and Yehudayoff [RY09] show that the
correct exponent is
√
n/ log n. But we do not understand this phenomenon for other values of d.
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